



FIG. 1









FIG. 4



Serial No.: 10/786,838

Example 0

G ro =
$$[IO ++ MO]$$

F

ro = [IO ++ MO]

FIG. 6

INSTR A	10		SF	PEC RF	
Stage	In Spec Reg	ADDR Reg	0	Α	
Spec 0	1	0×0	1	_	
Spec 1	0	0xX	2	_	
Spec 2	0	0xX	3	-	
Spec 3	О	0×X	4	_	
Commit	0	0×X	5	_	
	400	402	_		230

FIG. 7A

INSTR B	10		Si	PEC RF	
Stage	In Spec Reg	ADDR Reg	0	Α	
Spec 0	1	0x1	1	В	
Spec 1	1	0x0	2	_	
Spec 2	0	0xX	3	_	
Spec 3	0	0xX	4	_	
Commit	0	0xX	5	_	
	400	402		23	0

FIG. 7B

INSTR C	10		SI	PEC RF	
Stage	In Spec Reg	ADDR Reg	0	Α	
Spec 0	1	0x2	1	В	
Spec 1	1	0x1	2	С	
Spec 2	1	0x0	3	_	
Spec 3	0	0×X	4	_	
Commit	0	0xX	5	_	
	400	402	_		230

FIG. 7C

INSTR D	10		SI	PEC RF	
Stage	In Spec Reg	ADDR Reg	0	A	
Spec 0	1	0x3	1	В	
Spec 1	1	0x2	2	С	
Spec 2	1	0x1	3	D	
Spec 3	1	0×0	4	_	
Commit	0	0xX	5	-	
	400	402			230

FIG. 7D

Serial No.: 10/786,838

INSTR E	10		SF	PEC RF	
Stage	In Spec Reg	ADDR Reg	0	Α	
Spec 0	1	0x4	1	В	
Spec 1	. 1	0x3	2	С	
Spec 2	1	0x2	3	D	
Spec 3	1	0x1	4	Ε	
Commit	1	0x0	5	-	
	400	402	_		230

FIG. 7E

INSTR F	10		S	PEC RF	•
Stage	In Spec Reg	ADDR Reg	0	_	
Spec 0	1	0x5	1	В	
Spec 1	1	0x4	2	С	
Spec 2	1	0x3	3	D	
Spec 3	1	0×2	4	Ε	
Commit	1	0x1	5	F	
-	400	402			230
	FIG.	7F			

INSTR G	10		SI	PEC RE	-
Stage	In Spec Reg	ADDR Reg	o	G	
Spec 0	1	0×0	1	_	
Spec 1	1	0x5	2	С	
Spec 2	1	0x4	3	D	
Spec 3	1	0x3	4	E	
Commit	1	0×2	5	F	
					230

FIG. 7G

Serial No.: 10/786,838

Example 1

G

FIG. 8

r6 = [P1 ++]

	PO		S	PEC RE	.
Stage	In Spec Reg	ADDR Reg]	Α]
Spec 0	1	0x0	1	-	
Spec 1	0	0×X	2	_	
Spec 2	0	0×X	3		
Spec 3	0	0×X	4	_	
Commit	. 0	0×X	5	_	
	440	442	_		- 230
	P1				
Stage	P1 In Spec Reg	ADDR Reg] 1	NSTR /	
Stage Spec 0	T		1	NSTR /	
	In Spec Reg	ADDR Reg		NSTR /	
Spec 0	In Spec Reg	ADDR Reg 0xX	1	NSTR /	
Spec 0	In Spec Reg 0	ADDR Reg 0xX 0xX		NSTR /	
Spec 0 Spec 1 Spec 2	In Spec Reg 0 0 0	ADDR Reg 0xX 0xX 0xX		NSTR /	

	PO		SI	PEC RF
Stage	In Spec Reg	ADDR Reg]	Α
Spec 0	0	0xX	1	В
Spec 1	1	0x0	2	-
Spec 2	0	0×X	3	-
Spec 3	0	0×X	4	-
Commit	0	0×X	5	_
	440	442		230
	P1			
Stage	In Spec Reg	ADDR Reg] 11	NSTR B
Spec 0	1	0×1		
Spec 1	0	0×X		
Spec 2	0	0×X		
L				
Spec 3	0	0xX		
Spec 3 Commit		0×X 0×X		

FIG. 9R

	PO		SI	PEC RF	
Stage	In Spec Reg	ADDR Reg] o[Α	
Spec 0	0	0×X	1	В	1
Spec 1	0	0xX	2	С	
Spec 2	1	0x0	3	_	
Spec 3	0	0×X	4	_	
Commit	0	0×X	5	-	
	440	442			230
	P1				
Stage	In Spec Reg	ADDR Reg]	NSTR C	;

	• •	
Stage	In Spec Reg	ADDR Reg
Spec 0	1	0x2
Spec 1	1	0x1
Spec 2	0	0xX
Spec 3	0	0xX
Commit	0	0xX

FIG. 9C

	PO		S	PEC RF	•
Stage	In Spec Reg	ADDR Reg	o	A	
Spec 0	0	0×X	1	В	
Spec 1	0	0×X	2	С	
Spec 2	0	0×X	3	D	
Spec 3	1	0x0	4	-	
Commit	0	0xX	5	_	
	440	442			230
	440 P1	442			2 3 0
Stage		442 ADDR Reg] ;	INSTR D	
Stage Spec 0	P1		1		
	P1 In Spec Reg	ADDR Reg	1		
Spec 0	P1 In Spec Reg 1	ADDR Reg 0x3	1		
Spec 0 Spec 1	P1 In Spec Reg 1	ADDR Reg 0x3 0x2	1		

~450

0xX

~ *452*

0

Commit

	P0		S	PEC RF	
Stage	In Spec Reg	ADDR Reg] o[Α	
Spec 0	0	0xX	1	В	
Spec 1	0	0xX	2	С	
Spec 2	0	0×X	3	D	•
Spec 3	0	0×X	4	E	
Commit	1	0×0	5		
	440	442	-		230
	P1				
Stage	In Spec Reg	ADDR Reg	l I	NSTR E	<u>.</u>
Spec 0	1	0×4			
Spec 1	1	0x3			
Spec 2	1	0×2			
Spec 3	1	0×1			
	<u>'</u>				
Commit	0	0xX			

FIG. 9E

	PO		S	PEC RF	•
Stage	In Spec Reg	ADDR Reg]	_	
Spec 0	О	0xX	1	В	١
Spec 1	0	0xX	2	С	
Spec 2	0	0×X	3	D	
Spec 3	0	0×X	4	E	
Commit	0	0xX	5	F	
	440	442			230
	P1				
Stage	In Spec Reg	ADDR Res	1 ,		_
<u> </u>		ADDR Reg	'	NSTR F	•
Spec 0	1	0x5		NSTR F	
Spec 0		**********		NSTR F	
	1	0x5		NSTR F	
Spec 1	1	0x5 0x4		NSTR F	
Spec 1 Spec 2	1 1	0x5 0x4 0x3		NSTR F	